Skip to content
Regression

Enable BLKSEQ by default for Verilator #499

Sign in to view logs

Enable BLKSEQ by default for Verilator

Enable BLKSEQ by default for Verilator #499

Triggered via pull request February 15, 2024 22:03
@sgherbstsgherbst
opened #197
sgh/blkseq
Status Success
Total duration 2m 47s
Artifacts –

regression.yml

on: pull_request
Verilator
2m 39s
Verilator
FPGA queue simulation
1m 39s
FPGA queue simulation
Fit to window
Zoom out
Zoom in