Project for the class "Digital Low-level Hardware Systems II" in SystemVerilog.
This project implements an up/down counter, as well as a synchronous FIFO memory. The code includes the modules, property files and testbenches.
-
Notifications
You must be signed in to change notification settings - Fork 0
nefelimet/SystemVerilog-project
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Project for the class "Digital Low-level Hardware Systems II" in SystemVerilog.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published