The VHDL code and the report received the maximum score (30L).
The full requirements and a detailed analysis of the solution can be found in the respective files.
-
Notifications
You must be signed in to change notification settings - Fork 0
DavideTenediniPoliMi/RL_Project_21_22
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This was the project assignment for the Digital Logic Design course.