-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathassembly3_listing.asm
163 lines (162 loc) · 7.67 KB
/
assembly3_listing.asm
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
ca65 V2.18 - Ubuntu 2.18-1
Main file : assembly3.asm
Current file: assembly3.asm
000000r 1 ;
000000r 1 ; File generated by cc65 v 2.18 - Ubuntu 2.18-1
000000r 1 ;
000000r 1 .fopt compiler,"cc65 v 2.18 - Ubuntu 2.18-1"
000000r 1 .setcpu "6502"
000000r 1 .smart on
000000r 1 .autoimport on
000000r 1 .case on
000000r 1 .debuginfo off
000000r 1 .importzp sp, sreg, regsave, regbank
000000r 1 .importzp tmp1, tmp2, tmp3, tmp4, ptr1, ptr2, ptr3, ptr4
000000r 1 .macpack longbranch
000000r 2 .macro jeq Target
000000r 2 .if .match(Target, 0)
000000r 2 bne *+5
000000r 2 jmp Target
000000r 2 .elseif .def(Target) .and .const((*-2)-(Target)) .and ((*+2)-(Target) <= 127)
000000r 2 beq Target
000000r 2 .else
000000r 2 bne *+5
000000r 2 jmp Target
000000r 2 .endif
000000r 2 .endmacro
000000r 2 .macro jne Target
000000r 2 .if .match(Target, 0)
000000r 2 beq *+5
000000r 2 jmp Target
000000r 2 .elseif .def(Target) .and .const((*-2)-(Target)) .and ((*+2)-(Target) <= 127)
000000r 2 bne Target
000000r 2 .else
000000r 2 beq *+5
000000r 2 jmp Target
000000r 2 .endif
000000r 2 .endmacro
000000r 2 .macro jmi Target
000000r 2 .if .match(Target, 0)
000000r 2 bpl *+5
000000r 2 jmp Target
000000r 2 .elseif .def(Target) .and .const((*-2)-(Target)) .and ((*+2)-(Target) <= 127)
000000r 2 bmi Target
000000r 2 .else
000000r 2 bpl *+5
000000r 2 jmp Target
000000r 2 .endif
000000r 2 .endmacro
000000r 2 .macro jpl Target
000000r 2 .if .match(Target, 0)
000000r 2 bmi *+5
000000r 2 jmp Target
000000r 2 .elseif .def(Target) .and .const((*-2)-(Target)) .and ((*+2)-(Target) <= 127)
000000r 2 bpl Target
000000r 2 .else
000000r 2 bmi *+5
000000r 2 jmp Target
000000r 2 .endif
000000r 2 .endmacro
000000r 2 .macro jcs Target
000000r 2 .if .match(Target, 0)
000000r 2 bcc *+5
000000r 2 jmp Target
000000r 2 .elseif .def(Target) .and .const((*-2)-(Target)) .and ((*+2)-(Target) <= 127)
000000r 2 bcs Target
000000r 2 .else
000000r 2 bcc *+5
000000r 2 jmp Target
000000r 2 .endif
000000r 2 .endmacro
000000r 2 .macro jcc Target
000000r 2 .if .match(Target, 0)
000000r 2 bcs *+5
000000r 2 jmp Target
000000r 2 .elseif .def(Target) .and .const((*-2)-(Target)) .and ((*+2)-(Target) <= 127)
000000r 2 bcc Target
000000r 2 .else
000000r 2 bcs *+5
000000r 2 jmp Target
000000r 2 .endif
000000r 2 .endmacro
000000r 2 .macro jvs Target
000000r 2 .if .match(Target, 0)
000000r 2 bvc *+5
000000r 2 jmp Target
000000r 2 .elseif .def(Target) .and .const((*-2)-(Target)) .and ((*+2)-(Target) <= 127)
000000r 2 bvs Target
000000r 2 .else
000000r 2 bvc *+5
000000r 2 jmp Target
000000r 2 .endif
000000r 2 .endmacro
000000r 2 .macro jvc Target
000000r 2 .if .match(Target, 0)
000000r 2 bvs *+5
000000r 2 jmp Target
000000r 2 .elseif .def(Target) .and .const((*-2)-(Target)) .and ((*+2)-(Target) <= 127)
000000r 2 bvc Target
000000r 2 .else
000000r 2 bvs *+5
000000r 2 jmp Target
000000r 2 .endif
000000r 2 .endmacro
000000r 2
000000r 1 .forceimport __STARTUP__
000000r 1 .export _main
000000r 1
000000r 1 ; ---------------------------------------------------------------
000000r 1 ; void __near__ main (void)
000000r 1 ; ---------------------------------------------------------------
000000r 1
000000r 1 .segment "CODE"
000000r 1
000000r 1 .proc _main: near
000000r 1
000000r 1 .segment "CODE"
000000r 1
000000r 1 ;
000000r 1 ; register unsigned char a;
000000r 1 ;
000000r 1 A5 rr lda regbank+5
000002r 1 20 rr rr jsr pusha
000005r 1 ;
000005r 1 ; register unsigned char b;
000005r 1 ;
000005r 1 A5 rr lda regbank+4
000007r 1 20 rr rr jsr pusha
00000Ar 1 ;
00000Ar 1 ; register unsigned char c;
00000Ar 1 ;
00000Ar 1 A5 rr lda regbank+3
00000Cr 1 20 rr rr jsr pusha
00000Fr 1 ;
00000Fr 1 ; __asm__ ("lda %v", a);
00000Fr 1 ;
00000Fr 1 A5 rr lda regbank+5
000011r 1 ;
000011r 1 ; __asm__ ("clc");
000011r 1 ;
000011r 1 18 clc
000012r 1 ;
000012r 1 ; __asm__ ("adc %v", b);
000012r 1 ;
000012r 1 65 rr adc regbank+4
000014r 1 ;
000014r 1 ; __asm__ ("sta %v", c);
000014r 1 ;
000014r 1 85 rr sta regbank+3
000016r 1 ;
000016r 1 ; }
000016r 1 ;
000016r 1 A0 00 ldy #$00
000018r 1 B1 rr L000A: lda (sp),y
00001Ar 1 99 rr rr sta regbank+3,y
00001Dr 1 C8 iny
00001Er 1 C0 03 cpy #$03
000020r 1 D0 F6 bne L000A
000022r 1 4C rr rr jmp incsp3
000025r 1
000025r 1 .endproc
000025r 1
000025r 1