|
57 | 57 | {"qiskit": qiskit_gate.RYGate, "tq": tq.ry, "name": "Ry", "numparam": 1},
|
58 | 58 | {"qiskit": qiskit_gate.RZGate, "tq": tq.rz, "name": "RZ", "numparam": 1},
|
59 | 59 | {"qiskit": qiskit_gate.U1Gate, "tq": tq.u1, "name": "U1", "numparam": 1},
|
60 |
| - {"qiskit": qiskit_gate.PhaseGate, "tq": tq.phaseshift, "name": "Phaseshift", "numparam": 1}, |
| 60 | + #{"qiskit": qiskit_gate.PhaseGate, "tq": tq.phaseshift, "name": "Phaseshift", "numparam": 1}, |
61 | 61 | #{"qiskit": qiskit_gate.GlobalPhaseGate, "tq": tq.globalphase, "name": "Gphase", "numparam": 1},
|
62 | 62 | {"qiskit": qiskit_gate.U2Gate, "tq": tq.u2, "name": "U2", "numparam": 2},
|
63 | 63 | {"qiskit": qiskit_gate.U3Gate, "tq": tq.u3, "name": "U3", "numparam": 3},
|
|
75 | 75 | {"qiskit": qiskit_gate.CHGate, "tq": tq.ch, "name": "CH"},
|
76 | 76 | {"qiskit": qiskit_gate.CSdgGate, "tq": tq.csdg, "name": "CSdag"},
|
77 | 77 | {"qiskit": qiskit_gate.SwapGate, "tq": tq.swap, "name": "SWAP"},
|
78 |
| - {"qiskit": qiskit_gate.iSwapGate, "tq": tq.iswap, "name": "iSWAP"} |
| 78 | + {"qiskit": qiskit_gate.iSwapGate, "tq": tq.iswap, "name": "iSWAP"}, |
| 79 | + {"qiskit": qiskit_gate.CSXGate, "tq": tq.csx, "name": "CSX"} |
79 | 80 | ]
|
80 | 81 |
|
81 | 82 | two_qubit_param_gate_list = [
|
|
93 | 94 | three_qubit_gate_list = [
|
94 | 95 | {"qiskit": qiskit_gate.CCXGate, "tq": tq.ccx, "name": "Toffoli"},
|
95 | 96 | {"qiskit": qiskit_gate.CSwapGate, "tq": tq.cswap, "name": "CSWAP"},
|
96 |
| - {"qiskit": qiskit_gate.iSwapGate, "tq": tq.iswap, "name": "ISWAP"}, |
97 |
| - {"qiskit": qiskit_gate.CCZGate, "tq": tq.ccz, "name": "CCZ"}, |
98 |
| - {"qiskit": qiskit_gate.CSXGate, "tq": tq.csx, "name": "CSX"} |
| 97 | + {"qiskit": qiskit_gate.CCZGate, "tq": tq.ccz, "name": "CCZ"} |
99 | 98 | ]
|
100 | 99 |
|
101 | 100 | three_qubit_param_gate_list = [
|
|
0 commit comments