@@ -1230,6 +1230,16 @@ static void stdout_registers_aqa(__u32 aqa)
1230
1230
printf ("\tAdmin Submission Queue Size (ASQS): %u\n\n" , NVME_AQA_ASQS (aqa ) + 1 );
1231
1231
}
1232
1232
1233
+ static void stdout_registers_asq (uint64_t asq )
1234
+ {
1235
+ printf ("\tAdmin Submission Queue Base (ASQB): %" PRIx64 "\n" , (uint64_t )NVME_ASQ_ASQB (asq ));
1236
+ }
1237
+
1238
+ static void stdout_registers_acq (uint64_t acq )
1239
+ {
1240
+ printf ("\tAdmin Completion Queue Base (ACQB): %" PRIx64 "\n" , (uint64_t )NVME_ACQ_ACQB (acq ));
1241
+ }
1242
+
1233
1243
static void stdout_registers_cmbloc (__u32 cmbloc , bool support )
1234
1244
{
1235
1245
static const char * const enforced [] = { "Enforced" , "Not Enforced" };
@@ -1324,7 +1334,8 @@ static void stdout_registers_bprsel(__u32 bprsel)
1324
1334
1325
1335
static void stdout_registers_bpmbl (uint64_t bpmbl )
1326
1336
{
1327
- printf ("\tBoot Partition Memory Buffer Base Address (BMBBA): %" PRIx64 "\n" , bpmbl );
1337
+ printf ("\tBoot Partition Memory Buffer Base Address (BMBBA): %" PRIx64 "\n" ,
1338
+ (uint64_t )NVME_BPMBL_BMBBA (bpmbl ));
1328
1339
}
1329
1340
1330
1341
static void stdout_registers_cmbmsc (uint64_t cmbmsc )
@@ -1456,10 +1467,10 @@ static void stdout_ctrl_register_human(int offset, uint64_t value, bool support)
1456
1467
stdout_registers_aqa (value );
1457
1468
break ;
1458
1469
case NVME_REG_ASQ :
1459
- printf ( "\tAdmin Submission Queue Base (ASQB): %#" PRIx64 "\n\n" , value );
1470
+ stdout_registers_asq ( value );
1460
1471
break ;
1461
1472
case NVME_REG_ACQ :
1462
- printf ( "\tAdmin Completion Queue Base (ACQB): %#" PRIx64 "\n\n" , value );
1473
+ stdout_registers_acq ( value );
1463
1474
break ;
1464
1475
case NVME_REG_CMBLOC :
1465
1476
stdout_registers_cmbloc (value , support );
0 commit comments