Skip to content

Commit 8e62c84

Browse files
mssonicbldmssonicbld
authored
Merge pull request #938 from mssonicbld/sonicbld/202405-merge
```<br>* db0a534 - (HEAD -> 202405) Merge branch '202405' of https://github.com/sonic-net/sonic-buildimage into 202405 (2025-03-22) [Sonic Automation] * 8d13c88 - (head/202405) [202405] Add new T1 Mellanox-SN4280-O8V40 SKU for 202405 (#22105) (2025-03-21) [sschlafman]<br>```
2 parents 08ce94d + db0a534 commit 8e62c84

14 files changed

+442
-0
lines changed

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/buffers.json.j2

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
../Mellanox-SN4280-O28/buffers.json.j2

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/buffers_defaults_objects.j2

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
../Mellanox-SN4280-O28/buffers_defaults_objects.j2

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/buffers_defaults_t0.j2

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
../Mellanox-SN4280-O28/buffers_defaults_t0.j2

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/buffers_defaults_t1.j2

+38
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,38 @@
1+
{#
2+
Copyright (c) 2023 NVIDIA CORPORATION & AFFILIATES.
3+
Apache-2.0
4+
5+
Licensed under the Apache License, Version 2.0 (the "License");
6+
you may not use this file except in compliance with the License.
7+
You may obtain a copy of the License at
8+
http://www.apache.org/licenses/LICENSE-2.0
9+
10+
Unless required by applicable law or agreed to in writing, software
11+
distributed under the License is distributed on an "AS IS" BASIS,
12+
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13+
See the License for the specific language governing permissions and
14+
limitations under the License.
15+
#}
16+
{% set default_cable = '300m' %}
17+
{% set ingress_lossless_pool_size = '48013312' %}
18+
{% set ingress_lossless_pool_xoff = '6508544' %}
19+
{% set egress_lossless_pool_size = '60817392' %}
20+
{% set egress_lossy_pool_size = '48013312' %}
21+
22+
{% import 'buffers_defaults_objects.j2' as defs with context %}
23+
24+
{%- macro generate_buffer_pool_and_profiles_with_inactive_ports(port_names_inactive) %}
25+
{{ defs.generate_buffer_pool_and_profiles_with_inactive_ports(port_names_inactive) }}
26+
{%- endmacro %}
27+
28+
{%- macro generate_profile_lists_with_inactive_ports(port_names_active, port_names_inactive) %}
29+
{{ defs.generate_profile_lists(port_names_active, port_names_inactive) }}
30+
{%- endmacro %}
31+
32+
{%- macro generate_queue_buffers_with_inactive_ports(port_names_active, port_names_inactive) %}
33+
{{ defs.generate_queue_buffers(port_names_active, port_names_inactive) }}
34+
{%- endmacro %}
35+
36+
{%- macro generate_pg_profiles_with_inactive_ports(port_names_active, port_names_inactive) %}
37+
{{ defs.generate_pg_profiles(port_names_active, port_names_inactive) }}
38+
{%- endmacro %}

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/buffers_dynamic.json.j2

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
../Mellanox-SN4280-O28/buffers_dynamic.json.j2

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/hwsku.json

+264
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,264 @@
1+
{
2+
"interfaces": {
3+
"Ethernet0": {
4+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
5+
"subport": "1",
6+
"autoneg": "off"
7+
},
8+
"Ethernet4": {
9+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
10+
"subport": "2",
11+
"autoneg": "off"
12+
},
13+
"Ethernet8": {
14+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
15+
"subport": "1",
16+
"autoneg": "off"
17+
},
18+
"Ethernet12": {
19+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
20+
"subport": "2",
21+
"autoneg": "off"
22+
},
23+
"Ethernet16": {
24+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
25+
"subport": "1",
26+
"autoneg": "off"
27+
},
28+
"Ethernet20": {
29+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
30+
"subport": "2",
31+
"autoneg": "off"
32+
},
33+
"Ethernet24": {
34+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
35+
"subport": "1",
36+
"autoneg": "off"
37+
},
38+
"Ethernet28": {
39+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
40+
"subport": "2",
41+
"autoneg": "off"
42+
},
43+
"Ethernet32": {
44+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
45+
"subport": "1",
46+
"autoneg": "off"
47+
},
48+
"Ethernet36": {
49+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
50+
"subport": "2",
51+
"autoneg": "off"
52+
},
53+
"Ethernet40": {
54+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
55+
"subport": "1",
56+
"autoneg": "off"
57+
},
58+
"Ethernet44": {
59+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
60+
"subport": "2",
61+
"autoneg": "off"
62+
},
63+
"Ethernet48": {
64+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
65+
"subport": "1",
66+
"autoneg": "off"
67+
},
68+
"Ethernet52": {
69+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
70+
"subport": "2",
71+
"autoneg": "off"
72+
},
73+
"Ethernet56": {
74+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
75+
"subport": "1",
76+
"autoneg": "off"
77+
},
78+
"Ethernet60": {
79+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
80+
"subport": "2",
81+
"autoneg": "off"
82+
},
83+
"Ethernet64": {
84+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
85+
"subport": "1",
86+
"autoneg": "off"
87+
},
88+
"Ethernet68": {
89+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
90+
"subport": "2",
91+
"autoneg": "off"
92+
},
93+
"Ethernet72": {
94+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
95+
"subport": "1",
96+
"autoneg": "off"
97+
},
98+
"Ethernet76": {
99+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
100+
"subport": "2",
101+
"autoneg": "off"
102+
},
103+
"Ethernet80": {
104+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
105+
"subport": "1",
106+
"autoneg": "off"
107+
},
108+
"Ethernet84": {
109+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
110+
"subport": "2",
111+
"autoneg": "off"
112+
},
113+
"Ethernet88": {
114+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
115+
"subport": "1",
116+
"autoneg": "off"
117+
},
118+
"Ethernet92": {
119+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
120+
"subport": "2",
121+
"autoneg": "off"
122+
},
123+
"Ethernet96": {
124+
"default_brkout_mode": "1x400G[200G,100G,50G,40G,25G,10G,1G]",
125+
"subport": "1",
126+
"autoneg": "off"
127+
},
128+
"Ethernet104": {
129+
"default_brkout_mode": "1x400G[200G,100G,50G,40G,25G,10G,1G]",
130+
"subport": "1",
131+
"autoneg": "off"
132+
},
133+
"Ethernet112": {
134+
"default_brkout_mode": "1x400G[200G,100G,50G,40G,25G,10G,1G]",
135+
"subport": "1",
136+
"autoneg": "off"
137+
},
138+
"Ethernet120": {
139+
"default_brkout_mode": "1x400G[200G,100G,50G,40G,25G,10G,1G]",
140+
"subport": "1",
141+
"autoneg": "off"
142+
},
143+
"Ethernet128": {
144+
"default_brkout_mode": "1x400G[200G,100G,50G,40G,25G,10G,1G]",
145+
"subport": "1",
146+
"autoneg": "off"
147+
},
148+
"Ethernet136": {
149+
"default_brkout_mode": "1x400G[200G,100G,50G,40G,25G,10G,1G]",
150+
"subport": "1",
151+
"autoneg": "off"
152+
},
153+
"Ethernet144": {
154+
"default_brkout_mode": "1x400G[200G,100G,50G,40G,25G,10G,1G]",
155+
"subport": "1",
156+
"autoneg": "off"
157+
},
158+
"Ethernet152": {
159+
"default_brkout_mode": "1x400G[200G,100G,50G,40G,25G,10G,1G]",
160+
"subport": "1",
161+
"autoneg": "off"
162+
},
163+
"Ethernet160": {
164+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
165+
"subport": "1",
166+
"autoneg": "off"
167+
},
168+
"Ethernet164": {
169+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
170+
"subport": "2",
171+
"autoneg": "off"
172+
},
173+
"Ethernet168": {
174+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
175+
"subport": "1",
176+
"autoneg": "off"
177+
},
178+
"Ethernet172": {
179+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
180+
"subport": "2",
181+
"autoneg": "off"
182+
},
183+
"Ethernet176": {
184+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
185+
"subport": "1",
186+
"autoneg": "off"
187+
},
188+
"Ethernet180": {
189+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
190+
"subport": "2",
191+
"autoneg": "off"
192+
},
193+
"Ethernet184": {
194+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
195+
"subport": "1",
196+
"autoneg": "off"
197+
},
198+
"Ethernet188": {
199+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
200+
"subport": "2",
201+
"autoneg": "off"
202+
},
203+
"Ethernet192": {
204+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
205+
"subport": "1",
206+
"autoneg": "off"
207+
},
208+
"Ethernet196": {
209+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
210+
"subport": "2",
211+
"autoneg": "off"
212+
},
213+
"Ethernet200": {
214+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
215+
"subport": "1",
216+
"autoneg": "off"
217+
},
218+
"Ethernet204": {
219+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
220+
"subport": "2",
221+
"autoneg": "off"
222+
},
223+
"Ethernet208": {
224+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
225+
"subport": "1",
226+
"autoneg": "off"
227+
},
228+
"Ethernet212": {
229+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
230+
"subport": "2",
231+
"autoneg": "off"
232+
},
233+
"Ethernet216": {
234+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
235+
"subport": "1",
236+
"autoneg": "off"
237+
},
238+
"Ethernet220": {
239+
"default_brkout_mode": "2x200G[100G,50G,40G,25G,10G,1G]",
240+
"subport": "2",
241+
"autoneg": "off"
242+
},
243+
"Ethernet224": {
244+
"default_brkout_mode": "1x400G",
245+
"subport": "1",
246+
"autoneg": "off"
247+
},
248+
"Ethernet232": {
249+
"default_brkout_mode": "1x400G",
250+
"subport": "1",
251+
"autoneg": "off"
252+
},
253+
"Ethernet240": {
254+
"default_brkout_mode": "1x400G",
255+
"subport": "1",
256+
"autoneg": "off"
257+
},
258+
"Ethernet248": {
259+
"default_brkout_mode": "1x400G",
260+
"subport": "1",
261+
"autoneg": "off"
262+
}
263+
}
264+
}

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/media_settings.json

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
../Mellanox-SN4280-O28/media_settings.json

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/optics_si_settings.json

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
../Mellanox-SN4280-O28/optics_si_settings.json

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/pg_profile_lookup.ini

+60
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,60 @@
1+
##
2+
## Copyright (c) 2024 NVIDIA CORPORATION & AFFILIATES.
3+
## Apache-2.0
4+
##
5+
## Licensed under the Apache License, Version 2.0 (the "License");
6+
## you may not use this file except in compliance with the License.
7+
## You may obtain a copy of the License at
8+
##
9+
## http://www.apache.org/licenses/LICENSE-2.0
10+
##
11+
## Unless required by applicable law or agreed to in writing, software
12+
## distributed under the License is distributed on an "AS IS" BASIS,
13+
## WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
14+
## See the License for the specific language governing permissions and
15+
## limitations under the License.
16+
##
17+
# PG lossless profiles.
18+
# speed cable size xon xoff threshold
19+
10000 5m 19456 19456 16384 0
20+
25000 5m 19456 19456 17408 0
21+
40000 5m 19456 19456 19456 0
22+
50000 5m 19456 19456 21504 0
23+
100000 5m 19456 19456 37888 0
24+
200000 5m 19456 19456 43008 0
25+
400000 5m 38912 38912 73728 0
26+
10000 30m 19456 19456 16384 0
27+
25000 30m 19456 19456 18432 0
28+
40000 30m 19456 19456 21504 0
29+
50000 30m 19456 19456 23552 0
30+
100000 30m 19456 19456 43008 0
31+
200000 30m 19456 19456 51200 0
32+
400000 30m 38912 38912 91136 0
33+
10000 40m 19456 19456 16384 0
34+
25000 40m 19456 19456 18432 0
35+
40000 40m 19456 19456 21504 0
36+
50000 40m 19456 19456 23552 0
37+
100000 40m 19456 19456 43008 0
38+
200000 40m 19456 19456 51200 0
39+
400000 40m 38912 38912 91136 0
40+
10000 300m 19456 19456 19456 0
41+
25000 300m 19456 19456 26624 0
42+
40000 300m 19456 19456 34816 0
43+
50000 300m 19456 19456 40960 0
44+
100000 300m 19456 19456 75776 0
45+
200000 300m 19456 19456 118784 0
46+
400000 300m 38912 38912 225280 0
47+
10000 1500m 19456 19456 35840 0
48+
25000 1500m 19456 19456 65536 0
49+
40000 1500m 19456 19456 96256 0
50+
50000 1500m 19456 19456 117760 0
51+
100000 1500m 19456 19456 230400 0
52+
200000 1500m 19456 19456 427008 0
53+
400000 1500m 38912 38912 427008 0
54+
10000 2000m 19456 19456 41984 0
55+
25000 2000m 19456 19456 80896 0
56+
40000 2000m 19456 19456 121856 0
57+
50000 2000m 19456 19456 149504 0
58+
100000 2000m 19456 19456 293888 0
59+
200000 2000m 19456 19456 555008 0
60+
400000 2000m 38912 38912 555008 0

‎device/mellanox/x86_64-nvidia_sn4280-r0/Mellanox-SN4280-O8V40/pmon_daemon_control.json

+1
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
../Mellanox-SN4280-O28/pmon_daemon_control.json

0 commit comments

Comments
 (0)